| |
|
|
| December 14 |
design-reuse.com
|
Jasper Introduces Intelligent Proof Kits For Faster, More Accurate Verification of SoC Interface Protocols |
| December |
design-reuse.com
|
Post- Silicon Debug: A New Approach for Solving the Unspoken and the Urgent |
| December |
Micro-Electronics
(Taiwanese)
|
Formal Verification Across a Spectrum of Applications |
| December 15 |
gabeoneda.com
|
The Future is Formal |
| December 08 |
Global Semiconductor Alliance (GSA)
|
Interview with Kathryn Kranen, CEO Jasper Design Automation |
| December 1 |
MicroElectronics(Taiwan)
|
Interview with Kathryn Kranen, CEO Jasper Design Automation |
| November 15 |
finance.yahoo.com
|
Jasper CTO Dr. Rajeev Ranjan Presenting at IEEE Microprocessor Test & Verification Workshop Dec. 14 |
| October 28 |
eetimes.com
|
Brazil: A high-tech hot spot for innovation and investment |
| October 22 |
electronicdesign.com
|
What can be expected from the Accellera Unified Coverage Interoperability Standard? |
| October 14 |
finance.yahoo.com
|
Lucio Lanza Joins Jasper Design Automation Board |
| September |
eda-express.com (Japanese)
|
 |
| September 02 |
Jasper Design Automation
|
21 Proof Points for Formal |
| August 19 |
chipdesignmag.com
|
Formal Verification Solves Asynchronous Design Challenges |
| August 19 |
marketwire.com
|
Jasper Presenting "Formal Methods for Post-Silicon Debug" at S4D 2010 Conference September 15 |
| July 27 |
marketwire.com
|
Jasper DFI Formal Verification Proof Kits Now Available |
| July 27 |
electronicsweekly.com
|
Formal verification can pay dividends, says Jasper |
| July 20 |
edacafe.com
|
Think Parallel First, Then Cloud for EDA |
| July 19 |
eetimes.com
|
Protect your goal with post-silicon formal verification |
| July |
chipdesignmag.com
|
OCP and Verification of Configurable OCP Interfaces |
| June |
edacafe.com
|
"New JasperGold and ActiveDesign" - Kathryn Kranen -
Jasper at DAC |
| June 23 |
EDAOnline (Japanese)
|
 |
| June 16 |
Matthew A. Hsu Consulting
|
Let's See You Simulate This! Using Formal to Verify a Synthesizable Testbench Constraint Solver, Matthew Hsu |
| June 16 |
ARM Ltd
|
A Formal Pot-Pourri, Laurent Arditi |
| June 16 |
Oracle
|
DAC 2010 Poster: For Better Results: Establish Closer Ties Between Formal Verification and Simulation Teams, Thomas Thatcher |
| June 16 |
Oracle
|
Maximizing the Value of Your Formal Run, George Plouffe |
| June 14 |
NVIDIA
|
NVIDIA Addresses Critical Verification Challenges with Formal Verification,
Ali Habibi |
| June 14 |
ECSI DAC Seminar |
Choosing Advanced Verification Methods: So Many Possibilities, So Little Time. Formal Verification:
So Many Applications, Laurent Arditi
|
| June 11 |
edadesignline.com
|
Jasper Makes EDA DesignLine's "what's new" list at DAC! |
| June 10 |
verificationguild.com
|
DAC 2010: What's interesting? |
| June 07 |
embedded.com
|
Verifying your Configurable OCP Interfaces |
| June 04 |
Nikkei TechOn (Japanese)
|
 |
| June 03 |
techbites.com |
Jasper knocks it out of the Ballpark |
| June 02 |
edablog.com
|
Jasper Design Automation ActiveDesign 2.0 and JasperGold 7.0 |
| June 02 |
chipdesignmag.com
|
Jasper Crosses the Design-to-Verification Chasm |
| June 02 |
IC Journal
|
Jasper Crosses the Design-to-Verification Chasm |
| June 02 |
GabeOnEDA
|
Jasper Bridges the Design-to-Verification Chasm |
| May 21 |
eetasia.com |
What is formal verification? |
| May 18 |
ElectroniqueS(French) |
L'analyse formelle, outil précieux pour le débogage post-silicium |
| May 19 |
electronicdesign.com |
The Holy Grail of Unified Coverage: What’s the Reality? |
| May 07 |
SoC Central |
Low-Power Design Applications for Formal Verification |
| April 29 |
SCDSource |
EDA technologies to watch out for at DAC 2010 |
| April 22 |
EDA Express(Japanese) |
 |
| April 16 |
edac.org |
Kathryn Kranen, president and CEO of Jasper Design Automation, re-elected as EDAC vice chair |
| March |
Elektronik
i Norden |
Formal
Verification Deployment Reveals Return On Investment
(Swedish) |
| March 29 |
EDA Express(Japanese) |
 |
| March 24 |
techbites.com |
ITRS
Roadmap and Formal Verification: Jasper Design |
| March 22 |
eda café
|
Jasper Design Automation Videos |
| March 22 |
techon.nikkeibp.co.jp |
EDSF
Survey on Formal Verification(Japanese) |
| March |
Low
Power Design |
Formal
Verification for Challenging Low-Power Designs |
| March 16 |
techbites.com |
Survey
of the Value of Formal Verification in Japan |
| March 12 |
cvcblr.com |
ActiveDesign:
"The Twitter of RTL design" – welcome to Behavioral
Indexing! |
| March |
ocpip.org |
OCP-IP
Papers & Presentations |
| March 03 |
youtube.com |
Jasper
Design Automation at DVCon 2010: Kit Bridges |
| March 02 |
electronicdesign.com |
Formal
Analysis: A Valuable Tool for Post-Silicon Debug |
| March 02 |
cadence.com |
DVCon
Panel: Three Ways To Minimize Verification Effort |
| February 22 |
eetimes.com |
Jasper
releases LPDDR, DDR3 proof kits |
| February 19 |
marketwire.com |
Jasper
ActiveDesign EDN Innovation Award Finalist |
| February |
EDSF |
Japanese
Design and Verification Teams Report High ROI with
Jasper |
| February 16 |
elektronikpraxis.vogel.de |
Lückenlose
Prüfung komplexer Chip-Designs im Post-Silicon-Debugging
durch Tools der formalen Verifikation |
| February 12 |
techbites.com |
Formal
is more than just alive and well. It is thriving! |
| February 11 |
scdsource.com |
Using
formal verification for SoC integration |
| February 09 |
eon.businesswire.com |
Jasper
Design at DVCon: Showcasing Latest Formal Verification
Advances, Participating in Prestigious Panel |
| January 20 |
gabeoneda.com |
May
You Live in Interesting Times |
| January 18 |
Nikkei
Tech-on! (Japanese) |
 |
| January 18 |
EDA
Express (Japanese) |
 |
| |
|
|
